Commit 5aca53635da8f6b09cc8e43cd4f43a3f32edc1e5
authorMichel Pollet <buserror+git@gmail.com>
Mon, 24 Mar 2014 18:23:49 +0000 (18:23 +0000)
committerMichel Pollet <buserror+git@gmail.com>
Mon, 24 Mar 2014 18:23:49 +0000 (18:23 +0000)
sim_core: fix rcall instruction cycles...


Trivial merge